A high frequency dual-buck full-bridge inverter for small power renewable energy application is proposed in this paper. A switching frequency of 400 kHz is achieved with the adoption of the SiC power device. A two-pole two-zero (2P2Z) compensator is employed in the outer voltage loop to generate the current reference for inner current loop. A 3P3Z compensator is adopted in the inner current loop to track the current reference. A systematic way for calculating the losses of high frequency inverter is presented, and the losses of the components are thoroughly analyzed. The turn-on and turn-off procedures of the inverter are discussed in detail. The losses caused by high frequency are calculated accurately, and the loss distribution is established as well. The procedure of the loss analysis gives a practical example for calculating the loss of similar type inverters. Moreover, deviation between pulse width modulation (PWM) control signal and switching response in high frequency switching is thoroughly analyzed. The influence of deviation is verified by designed experiment. Hence, a compensation method is proposed in order to minimize the influence. The compensation effect is validated by experiment and simulation. Finally, a 1-kW prototype is built to verify the feasibility of the theoretical analyses. The grid-connected maximum output power experiment is completed at 1 kW with the efficiency of 96.1% and the total harmonic distortion (THD) of 1.8%. The comparison experiments of power loss between Si and SiC power devices are carried out. The experiment results confirm the loss calculation method to be valid.
Introduction
In order to make the social development less fossil fuel-dependent and more environment-friendly, renewable energy becomes an important alternative energy source [1, 2] . With the development of distributed renewable energy generation, small-scale inverter becomes a focus of research. Being able to convert all kinds of distributed energy into a unified AC power, the grid-connected inverter extensively broadens the application range of renewable energies, and thus acts as an indispensable role in the renewable energy generation system [3, 4] .
For the rapid development of the new power devices, the wide band gap power devices, such as SiC and GaN, begin to replace the traditional Si power devices. Its outstanding performance, including high switching speed, low switching loss, high stability in high temperature operating and so on, makes the high frequency inverter a new research hot spot. A three-level SiC inverter is proposed in [5] . By employing the SiC MOSFET and FPGA control platform, a 100 kHz switching frequency is achieved. GaN high-electron mobility transistors (HEMT) power devices are adopted in a single-phase
The high frequency losses are also taken into account during the analysis. The distribution of the losses is established based on the presented method. Moreover, the deviation between PWM control signal and switching response, which emerges in high frequency switching, is thoroughly analyzed. A designed experiment verifies the influence of deviation. Thus, a compensation method is proposed in order to minimize the influence of deviation. Experiment and simulation confirm the compensation effect. Finally, a 1-kW prototype is made and a 400 kHz switching frequency is achieved. The comparison experiments of the power losses are carried out between Si and SiC power devices to verify the loss calculation method. The results proved the loss analysis is valid.
Circuit Configuration and Control Method

Operation Principles
The topology of the dual-buck full-bridge inverter is presented in Figure 1a . The inverter can be regarded as two individual buck converters. Buck 1 consists of S1, S3, D1 and Li1, connecting to the DC bus positively. Buck 2 consists of S2, S4, D2 and Li2, connecting to the bus negatively. The output inductors of the buck converters Li1 and Li2 constitute a LCL filter with Cf, Lg1 and Lg2. To drive the inverter, the unipolar modulation has been adopted and the waveforms of the driving signal are shown in Figure 1b . In one AC cycle, both bucks work in their own half cycles separately. When Buck 1 works, S3 keeps turn-on in the half AC cycle and S1 switches at high frequency to follow a sinusoidal reference in order to generate the positive half of the grid current ig. D1 offers the free-wheeling path when S1 turns off. Unlike the H-bridge inverter, no switches are at the same leg. Accordingly, the dead time is no longer needed. Moreover, the free-wheeling current is running through D1 instead of the body diode. Because the independent diodes have a better performance, the total losses of the inverter can be reduced. The operation principle of Buck 2 is similar to Buck 1 and will not be discussed further.
Control Theory
The control system structure of the inverter is shown in Figure 2 . For the renewable energy distributed generation application, two-stage system structure is often adopted. The gird-connected inverter as the post-stage is responsible for transferring the energy into power grid. The inverter can stabilize the DC bus voltage by balancing the input and output power. A voltage-current dual loop is employed to fulfill the function which is mentioned above.
A notch filter is used to filter out the ripple in the bus voltage Vbus. By comparing with the bus voltage reference Vbus_ref, the bus voltage error is acquired and compensated by a 2P2Z compensator. Then, the current reference amplitude iref is generated by the 2P2Z compensator. The grid voltage signal is injected into a second-order generalized integrator software phase lock loop (SOGI-SPLL) to generate the phase reference which is used to synchronize iref with the grid voltage. The instantaneous current reference iref_inst To drive the inverter, the unipolar modulation has been adopted and the waveforms of the driving signal are shown in Figure 1b . In one AC cycle, both bucks work in their own half cycles separately. When Buck 1 works, S 3 keeps turn-on in the half AC cycle and S 1 switches at high frequency to follow a sinusoidal reference in order to generate the positive half of the grid current i g . D 1 offers the free-wheeling path when S 1 turns off. Unlike the H-bridge inverter, no switches are at the same leg. Accordingly, the dead time is no longer needed. Moreover, the free-wheeling current is running through D 1 instead of the body diode. Because the independent diodes have a better performance, the total losses of the inverter can be reduced. The operation principle of Buck 2 is similar to Buck 1 and will not be discussed further.
A notch filter is used to filter out the ripple in the bus voltage V bus . By comparing with the bus voltage reference V bus_ref , the bus voltage error is acquired and compensated by a 2P2Z compensator. Then, the current reference amplitude i ref is generated by the 2P2Z compensator. The grid voltage signal is injected into a second-order generalized integrator software phase lock loop (SOGI-SPLL) to generate the phase reference which is used to synchronize i ref with the grid voltage. The instantaneous current reference i ref_inst is compensated by a 3P3Z compensator. The result goes through a feedback linearization module and becomes the duty cycle which is used to generate PWM signal to control the inverter. The detail of the control method is described in another article and will not be discussed further. is compensated by a 3P3Z compensator. The result goes through a feedback linearization module and becomes the duty cycle which is used to generate PWM signal to control the inverter. The detail of the control method is described in another article and will not be discussed further. 
Loss Analysis
The loss analysis is an essential way to improve the system efficiency. For low frequency inverter, the traditional calculation and approximation method are proven to be effective. However, when high speed switching is adopted, the losses, which are overlooked in low frequency condition, may become an indispensable part of the total losses and cause the inaccurate of loss analysis. In this section, the losses of inverter are systematically analyzed. The switching procedure, including the miller effect, is discussed in detail. The high frequency loss is thoroughly analyzed, some of which are not taken into consideration in low frequency applications. Moreover, the loss distribution based on the new method can offer a more accurate and detailed guide line for the improvement of high frequency application.
Before the analysis, several assumptions are made in order to simplify the procedure:
1. The influence of some parasitic parameters such as leakage inductance is not considered. 2. The temperature influence on device parameters is not discussed. If the parameter is temperature dependent, the calibration is only based on the datasheet. The analysis is conducted considering the inverter operating temperature is 60 °C. 3. The parameters of the symmetry components are same and match the datasheet. 4. The losses of the symmetry components are considered to be the same.
High Side MOSFET Loss
Basing on operation principles in Section 2, the high side MOSFETs S3, S4 are working at AC frequency. Comparing with the conduction loss, the switching loss can be ignored for their low switching frequency. The D-S current of the high side MOSFET S3 ihi_S3 is shown in Figure 3 . 
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High Side MOSFET Loss
Basing on operation principles in Section 2, the high side MOSFETs S 3 , S 4 are working at AC frequency. Comparing with the conduction loss, the switching loss can be ignored for their low switching frequency. The D-S current of the high side MOSFET S 3 i hi_S3 is shown in Figure 3 . is compensated by a 3P3Z compensator. The result goes through a feedback linearization module and becomes the duty cycle which is used to generate PWM signal to control the inverter. The detail of the control method is described in another article and will not be discussed further. 
Loss Analysis
High Side MOSFET Loss
Basing on operation principles in Section 2, the high side MOSFETs S3, S4 are working at AC frequency. Comparing with the conduction loss, the switching loss can be ignored for their low switching frequency. The D-S current of the high side MOSFET S3 ihi_S3 is shown in Figure 3 . When S 3 is turned on, the switching of the low side MOSFET S 1 divides i hi_S3 into two parts. When S 1 turns on, i hi_S3 rises, i hi_S3 flows through S 1 , and the current is in rising period; when S 1 turns off, i hi_S3 falls, i hi_S3 flows through D 1 , and the current is in falling period. The switching of S 1 causes the fluctuation of i hi_S3 . T grid is the gird period. T(n) is the nth switching period of the low side switch S 1 and the duty cycle is d(n), the nth conducting time is d(n)T(n). i hir_S3(n) is the nth rising period of i hi_S3 which is also the turn-on current of S 1 . i hid_S3(n) is the falling period which is also the free-wheeling current of D 1 . N s is the number of S 1 switching period which is contained in one AC period. The conduction loss of the high side MOSFET S 3 P hicon_S3 can be divided into two parts:
where P hircon_S3 is the i hi_S3 rising period loss and P hidcon_S3 is the falling period loss, R DS_S3 is the D-S resistance of S 3 which can be obtained from datasheet.
Low Side MOSFET Loss
The conduction loss of the low side MOSFET S 1 , P locon_S1 can be easily deduced from Equation (1). The conduction current is the same as P hircon_S3 and the only difference is the D-S resistance. R DS_S1 is the D-S resistance of S 1 . P locon_S1 can be calculated as:
According to the operation principles, low side MOSFETs S 1 , S 2 are working at 400 kHz. When S3 is turned on, the switching of the low side MOSFET S1 divides ihi_S3 into two parts. When S1 turns on, ihi_S3 rises, ihi_S3 flows through S1, and the current is in rising period; when S1 turns off, ihi_S3 falls, ihi_S3 flows through D1, and the current is in falling period. The switching of S1 causes the fluctuation of ihi_S3. Tgrid is the gird period. T(n) is the nth switching period of the low side switch S1 and the duty cycle is d(n), the nth conducting time is d(n)T(n). ihir_S3(n) is the nth rising period of ihi_S3 which is also the turn-on current of S1. ihid_S3(n) is the falling period which is also the free-wheeling current of D1. Ns is the number of S1 switching period which is contained in one AC period. The conduction loss of the high side MOSFET S3 Phicon_S3 can be divided into two parts:
hircon_S3 hidcon_S3
where Phircon_S3 is the ihi_S3 rising period loss and Phidcon_S3 is the falling period loss, RDS_S3 is the D-S resistance of S3 which can be obtained from datasheet.
The conduction loss of the low side MOSFET S1, Plocon_S1 can be easily deduced from Equation (1). The conduction current is the same as Phircon_S3 and the only difference is the D-S resistance. RDS_S1 is the D-S resistance of S1. Plocon_S1 can be calculated as:
According to the operation principles, low side MOSFETs S1, S2 are working at 400 kHz. Figure  4a shows the voltage waveforms of S1 during the turn-on transition and the Figure 4b is the simplified diagram of the transition. As Figure 4b shows, an approximation is made in order to simplify the analysis. The D-S current of S1 ion_S1 is considered to be a constant current after ion_S1 is fully turn-on. When a signal starts to turn on S1, there is a time delay before G-S voltage of S1 vGS_S1 increases to the gate threshold voltage Vth. Then, the output capacitance of S1, COSS_S1 begins to be charged. The output capacitance loss POSS_S1 can be calculated as: As Figure 4b shows, an approximation is made in order to simplify the analysis. The D-S current of S 1 i on_S1 is considered to be a constant current after i on_S1 is fully turn-on. When a signal starts to turn on S 1 , there is a time delay before G-S voltage of S 1 v GS_S1 increases to the gate threshold voltage V th . Then, the output capacitance of S 1 , C OSS_S1 begins to be charged. The output capacitance loss P OSS_S1 can be calculated as:
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where f SW is the switching frequency of S 1 , V DCBus is the input DC bus voltage and v DS_S1 is the D-S voltage of S 1 . The output capacitance C OSS_S1 is a v DS_S1 related parameter which is provided by the datasheet. When v GS_S1 reaches V th , the i on_S1 starts to rise linearly. After the rising period, i on_S1 turns on completely, the v GS_S1 reaches the turn-on miller plateau voltage V mp_on and the voltage v DS_S1 starts to decrease. The miller plateau is caused by the charging or discharging procedure of the capacitance between G-D, which is C GD [20] . In actual waveform, as Figure 4a shows, miller plateau have a slope. The steepness of the slope is depending on the value of C GD and C GS , where C GS is the capacitance between G-S. Typically, C GD is larger than C GS , the phenomenon appears as a plateau. The duration time can be considered as the charging time to charge Q GD , which is the gate to drain charge.
At the end of the miller plateau, the v GS_S1 reduces to zero and the turn-on procedure is completed. During the turn-on transition, the turn-on loss P on can be divided into two parts: P on1 and P on2 . The v GS_S1 is constant and i S1 is linearly changed during t on1 . Similarly, the i S1 is constant and v GS_S1 is linearly changed within t on2 . The turn-on loss of S 1 P on_S1 can be deduced form Equation (6) .
where I on_S1(n) is the nth switching period turn-on current of S 1 . Q GS2 represents the corresponding charge during t on1 which can be calculated according to the transfer characteristic figure of devices, R Gon is the gate loop resistance during turn-on period. Figure 5a shows the waveforms of S 1 during the turn-off transition and the Figure 5b is the simplified diagram of the transition. A similar approximation is made which considers the D-S turn-off current of S 1 i off_S1 to be constant before t off2 . When the signal starts to turn off S 1 , v GS_S1 starts to decrease. The v GS_S1 begins to increases when v GS_S1 reaches the turn-off miller plateau voltage V mp_off . At the end of the plateau, v GS_S1 stops increasing and i off_S1 starts to decrease. The turn-off transition is completed when v GS_S1 goes down to V th and i off_S1 decreases to zero. The turn-off loss P off_S1 can be regarded as two parts: P off1 during t off1 and P off2 during t off2 which can be calculated by Equation (7) .
where I off_S1(n) is the nth switching period turn-off current of S 1 . R Goff is the gate loop resistance during turn-off period. The total loss of S 1 P loss_S1 is regarded as:
where fSW is the switching frequency of S1, VDCBus is the input DC bus voltage and vDS_S1 is the D-S voltage of S1. The output capacitance COSS_S1 is a vDS_S1 related parameter which is provided by the datasheet.
When vGS_S1 reaches Vth, the ion_S1 starts to rise linearly. After the rising period, ion_S1 turns on completely, the vGS_S1 reaches the turn-on miller plateau voltage Vmp_on and the voltage vDS_S1 starts to decrease. The miller plateau is caused by the charging or discharging procedure of the capacitance between G-D, which is CGD [20] . In actual waveform, as Figure 4a shows, miller plateau have a slope. The steepness of the slope is depending on the value of CGD and CGS, where CGS is the capacitance between G-S. Typically, CGD is larger than CGS, the phenomenon appears as a plateau. The duration time can be considered as the charging time to charge QGD, which is the gate to drain charge.
At the end of the miller plateau, the vGS_S1 reduces to zero and the turn-on procedure is completed. During the turn-on transition, the turn-on loss Pon can be divided into two parts: Pon1 and Pon2. The vGS_S1 is constant and iS1 is linearly changed during ton1. Similarly, the iS1 is constant and vGS_S1 is linearly changed within ton2. The turn-on loss of S1 Pon_S1 can be deduced form Equation (6) .
where Ion_S1(n) is the nth switching period turn-on current of S1. QGS2 represents the corresponding charge during ton1 which can be calculated according to the transfer characteristic figure of devices, RGon is the gate loop resistance during turn-on period. Figure 5a shows the waveforms of S1 during the turn-off transition and the Figure 5b is the simplified diagram of the transition. A similar approximation is made which considers the D-S turnoff current of S1 ioff_S1 to be constant before toff2. When the signal starts to turn off S1, vGS_S1 starts to decrease. The vGS_S1 begins to increases when vGS_S1 reaches the turn-off miller plateau voltage Vmp_off. At the end of the plateau, vGS_S1 stops increasing and ioff_S1 starts to decrease. The turn-off transition is completed when vGS_S1 goes down to Vth and ioff_S1 decreases to zero. The turn-off loss Poff_S1 can be regarded as two parts: Poff1 during toff1 and Poff2 during toff2 which can be calculated by Equation (7).
Ns Ns
where Ioff_S1(n) is the nth switching period turn-off current of S1. RGoff is the gate loop resistance during turn-off period. The total loss of S1 Ploss_S1 is regarded as: 
Free-Wheeling Diode Loss
The conduction loss of the free-wheeling diode D 1 , P dcon_D1 can be deduced from Equation (2), which is shown in Equation (9):
U f is the forward voltage of the diode. The turn-on loss of the diode P ond_D1 can be represented as (10):
where U d is the voltage on the diode. I don(n) is the nth diode turn-on current which can be approximated as the (n − 1)th turn-off current of S 1 I off_S1(n−1) . t r is the rising time of the S 1 which can be approximated as t on1 .The turn-on loss of the diode P offd_D1 can be represented as (11):
I RM is the diode peak reverse current and t rr is the reverse recovery time.
Inductor Loss
The copper loss P LCu of filter inductor can be calculated as
where i L is the inductor current and the R L is the resistance of the inductor winding. Figure 6 shows the trajectory of inductor current i L on the B-H plane during one switching cycle. At the end of the switching cycle, the i L is not the same as the initial value because the inverter is working in continuous current mode in order to follow the sinusoidal reference. The work mode leads to the unclosed B-H curve as Figure 6 shows. Accordingly, the traditional hysteresis loss calculation based on closed B-H curve is not suitable for inverter hysteresis loss calculation. The unclosed B-H curve should be adopted [21] [22] [23] .
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Free-Wheeling Diode Loss
The conduction loss of the free-wheeling diode D1, Pdcon_D1 can be deduced from Equation (2), which is shown in Equation (9):
Uf is the forward voltage of the diode. The turn-on loss of the diode Pond_D1 can be represented as (10):
where Ud is the voltage on the diode. Idon(n) is the nth diode turn-on current which can be approximated as the (n − 1)th turn-off current of S1 Ioff_S1(n−1). tr is the rising time of the S1 which can be approximated as ton1.The turn-on loss of the diode Poffd_D1 can be represented as (11):
IRM is the diode peak reverse current and trr is the reverse recovery time.
Inductor Loss
The copper loss PLCu of filter inductor can be calculated as
where iL is the inductor current and the RL is the resistance of the inductor winding. Figure 6 shows the trajectory of inductor current iL on the B-H plane during one switching cycle. At the end of the switching cycle, the iL is not the same as the initial value because the inverter is working in continuous current mode in order to follow the sinusoidal reference. The work mode leads to the unclosed B-H curve as Figure 6 shows. Accordingly, the traditional hysteresis loss calculation based on closed B-H curve is not suitable for inverter hysteresis loss calculation. The unclosed B-H curve should be adopted [21] [22] [23] . Magnetic flux density B can be obtained by integral of the inductor voltage u L . The magnetic flux density at t n can be calculated as:
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where N is the number of winding turns and A is the cross-section area of the inductor core. i L (t n ) is the inductor current at t n , the magnetic field intensity H(t 1 ) can be obtained by:
where l is the length of the equivalent magnetic circuit. The hysteresis loss P hysis can be calculated as:
Capacitor Loss
The loss which is caused by the leakage current of the capacitor P cleak can be calculated as:
U c is the voltage on the capacitor, and I cleak is the leakage current of the capacitor, which is a U c related parameter and can be found in the datasheet.
R cs is the resistance of the capacitor lead and electrode, I rip is the ripple current of the capacitor, and the loss on these conductors can be represented as:
R ESR is the equivalent series resistance of the capacitor, which can be deduced form dissipation factor tanδ:
where f is the frequency which the ESR is calculated at. C is the capacitance of the capacitor. The ESR loss of the capacitor can be calculated as:
The total losses on the capacitor is
Loss Calculation Results
Based on the previous methods, the calculation results of the Full SiC power devices inverter losses are shown in Figure 7 as calculation Example 1.
As we can see from Figure 7 , the switching loss takes the major part of the total loss. The output capacitance loss P OSS , which is often overlooked in low frequency loss analysis, is over 1% and should be taken account in high frequency application. For the special characteristic of the SiC diode, the reverse recovery time t rr is consider to be 0. Hence, the free-wheeling diode turn-off loss P doff is 0. This superiority, which is proven in later experiment, is vital for the total loss of the inverter. Finally, the calculation efficiency is 97.32% at rated power of 1 kW.
Two comparative calculation examples are set up. In Example 2, the free-wheeling diodes D 1 , D 2 are replaced by two normal Si diodes. In Example 3, all the power devices are replaced by the normal Si devices. The loss distribution of the comparative calculation examples are shown in Figure 8 .
As Figure 8a shows, when the SiC diodes are replace by the normal Si diodes, the total loss on the diodes is over 50%. The turn-on loss and the turn-off loss of the diodes contribute the most part of the losses increase. As a result, the calculation efficiency of Example 2 is down to 93.57% at 1 kW. After all the power devices are replaced by the Si devices. The losses of the switches become the major part of the total losses. Consequently, as Figure 8 shows, the total loss of Example 3 is almost three times larger than Example 2. The calculation efficiency of Example 3 is 85.27% at 1 kW.
The total loss comparison is shown in Figure 9 . For Example 2, the diode losses contribute the most. For Example 3, the losses on the switches are numerous. The total losses difference between the Full SiC and Full Si power device is over five times. These results are confirmed in later comparative experiments, which indicate that the Si power devices are not suitable for high frequency application. After all the power devices are replaced by the Si devices. The losses of the switches become the major part of the total losses. Consequently, as Figure 8 shows, the total loss of Example 3 is almost three times larger than Example 2. The calculation efficiency of Example 3 is 85.27% at 1 kW.
The total loss comparison is shown in Figure 9 . For Example 2, the diode losses contribute the most. For Example 3, the losses on the switches are numerous. The total losses difference between the Full SiC and Full Si power device is over five times. These results are confirmed in later comparative experiments, which indicate that the Si power devices are not suitable for high frequency application. 
Improved Simulation Method
A simulation model is often built in software environment in order to verify the validity of theoretical analyses and accelerate the compensator tuning. In low frequency converting, the simplified component models are considered to be effective and timesaving. However, as the switching frequency increases, some details of the switching procedure may have a serious influence on the simulation, which could make the results become inaccurate, even unreliable. The inconsistency between the simulation results and experiment results emerges during the design process. The deviation between PWM control signal and switching response in high frequency switching is consider to be the reason which cause the inconsistency. The influence of the deviation on the simulation is verified by experiment. Moreover, based on the theoretical analysis and test results, a compensator method is proposed in order to minimize the deviation which is caused by the influence. Consequently, the simulation results are significantly improved. The improved simulation model is used in prototype design to verify the compensators. The method is proven to be effective by the experiments in later section.
Influence of High Frequency Switching
A simulation model is built in software environment of PSIM. The parameters of the components and control compensator are the same as the experimental prototype. The grid-connecting power experiments are carried out. The 3P3Z compensator in the current loop, which is designed to follow the current reference, are tuned and tested on the simulation model. As Figure 10a shows, the compensation effect is desirable. However, during the experiment, the same compensator, which has the same parameters, causes the current oscillation during zero-crossing procedure. 
Improved Simulation Method
Influence of High Frequency Switching
A simulation model is built in software environment of PSIM. The parameters of the components and control compensator are the same as the experimental prototype. The grid-connecting power experiments are carried out. The 3P3Z compensator in the current loop, which is designed to follow the current reference, are tuned and tested on the simulation model. As Figure 10a shows, the compensation effect is desirable. However, during the experiment, the same compensator, which has the same parameters, causes the current oscillation during zero-crossing procedure. The same simulation method is used in the previous 50 kHz inverter design and no similar issue arises. Through analysis, the deviation between PWM control signal and switching response in high frequency switching, is the main reason which causes the simulation to be inaccurate. Figure 11 shows the waveforms of a complete switching cycle. The PWM signal is considered to be an ideal square wave. When the rising edge of the PWM signal begins to turn on the switch, there is a turn-on propagation delay tpg_on before the G-S voltage starts to rise. The delay is caused by the drive circuits when converting the PWM signal into drive signal. When VGS rises, the D-S voltage VDS starts to descend. The time, which is from 10% VGS to 90% VDS, is defined as the turn-on delay td_on. The time, which is form 90% VDS to 10% VDS, is the rise time trise. The turn-off propagation delay tpg_off, turn-off delay tdoff and fall time tfall can be obtained by similar definitions. The equivalent opening time is define as the period which the VDS fall below 90% then rise over 90%. As Figure 11 shows, the The same simulation method is used in the previous 50 kHz inverter design and no similar issue arises. Through analysis, the deviation between PWM control signal and switching response in high frequency switching, is the main reason which causes the simulation to be inaccurate. Figure 11 shows the waveforms of a complete switching cycle. The PWM signal is considered to be an ideal square wave. When the rising edge of the PWM signal begins to turn on the switch, there is a turn-on propagation delay t pg_on before the G-S voltage starts to rise. The delay is caused by the drive circuits when converting the PWM signal into drive signal. When V GS rises, the D-S voltage V DS starts to descend. The time, which is from 10% V GS to 90% V DS , is defined as the turn-on delay t d_on . The time, which is form 90% V DS to 10% V DS , is the rise time t rise . The turn-off propagation delay t pg_off , turn-off delay t doff and fall time t fall can be obtained by similar definitions. The equivalent opening time is define as the period which the V DS fall below 90% then rise over 90%. As Figure 11 shows, the relationship between PWM opening time t PMW and the equivalent opening time t EQ can be represented as Eqaution (21) 
Equivalent Opening Time
The equivalent opening time t EQ can be regarded as the actual respond of the switch under the control of PWM signal. In practical circuits, t pg_on and t pg_off are small and assumed to be equal. Hence, Equation (21) can be simplified as:
where t e is the total extend time which is caused by the delay in the switching procedure. t d_on , t d_off , t fall and t rise are all V DS related parameters provided by the datasheet. It is obvious that the PWM opening time is extended during the switching procedure. The proportions of the deviation in the equivalent opening time t EQ under different switching frequencies and duty cycles are shown in Table 1 . 
The equivalent opening time tEQ can be regarded as the actual respond of the switch under the control of PWM signal. In practical circuits, tpg_on and tpg_off are small and assumed to be equal. Hence, Equation (21) can be simplified as:
where te is the total extend time which is caused by the delay in the switching procedure. td_on, td_off, tfall and trise are all VDS related parameters provided by the datasheet. It is obvious that the PWM opening time is extended during the switching procedure. The proportions of the deviation in the equivalent opening time tEQ under different switching frequencies and duty cycles are shown in Table 1 . As Table 1 shows, when the switching frequency is low, the proportion of te in tEQ is very small. During the practical circuit design, this deviation is often ignored. However, in high frequency implementation, this time deviation may even larger than tPWM. When the fsw is at 400 kHz, at 2% duty cycle, the proportion of te is over 50%. tPWM is extended about two times. This deviation may lead to the inconsistency between the output and control signal. This difference has an error accumulation effect, which can cause the error response of the controller. As a result, the compensator, which is tested in the simulation and consider to be valid, will fail on the prototype.
In order to verify the analysis, an off-grid DC experiment is set up, for the deviation is more obvious when the duty cycle is constant. The difference between the output currents can prove the pervious analysis. The prototype connects to a 100 Ω resistor instead of the gird, then runs at 50 kHz and 400 kHz respectively. A constant duty cycle is given to the inverter in order to run the inverter in DC output mode. The output current itest is tested at each duty cycle at different switching frequency. Meanwhile, the same test is carried out on the simulation model. As Figure 12 shows, the output current at the same duty cycle of simulation and experiment are represented by two respective curves. There is almost no difference between the experiment results and simulation results when the As Table 1 shows, when the switching frequency is low, the proportion of t e in t EQ is very small. During the practical circuit design, this deviation is often ignored. However, in high frequency implementation, this time deviation may even larger than t PWM . When the f sw is at 400 kHz, at 2% duty cycle, the proportion of t e is over 50%. t PWM is extended about two times. This deviation may lead to the inconsistency between the output and control signal. This difference has an error accumulation effect, which can cause the error response of the controller. As a result, the compensator, which is tested in the simulation and consider to be valid, will fail on the prototype.
In order to verify the analysis, an off-grid DC experiment is set up, for the deviation is more obvious when the duty cycle is constant. The difference between the output currents can prove the pervious analysis. The prototype connects to a 100 Ω resistor instead of the gird, then runs at 50 kHz and 400 kHz respectively. A constant duty cycle is given to the inverter in order to run the inverter in DC output mode. The output current i test is tested at each duty cycle at different switching frequency. Meanwhile, the same test is carried out on the simulation model. As Figure 12 shows, the output current at the same duty cycle of simulation and experiment are represented by two respective curves. There is almost no difference between the experiment results and simulation results when the switching frequency is at 50 kHz as Figure 12a shows. Because the proportion of the deviation in low frequency is very small, which can be ignored in traditional analysis. However, when the switching frequency is at 400 kHz as Figure 12b shows, there are significant differences between the simulation results and the experiment results. When the test duty cycle is under 45%, the experiment output current is apparently larger than the simulation results at the same duty cycle. This phenomenon can be explained as the control PWM signal in the prototype is extended by the delays which we talked above. The phenomenon is more obvious at low duty cycle which is consistent with previous analysis. switching frequency is at 50 kHz as Figure 12a shows. Because the proportion of the deviation in low frequency is very small, which can be ignored in traditional analysis. However, when the switching frequency is at 400 kHz as Figure 12b shows, there are significant differences between the simulation results and the experiment results. When the test duty cycle is under 45%, the experiment output current is apparently larger than the simulation results at the same duty cycle. This phenomenon can be explained as the control PWM signal in the prototype is extended by the delays which we talked above. The phenomenon is more obvious at low duty cycle which is consistent with previous analysis.
(a) (b) Figure 12 . The output current responds between simulation and experiment at different frequencies: (a) 50 kHz; and (b) 400 kHz.
Compensating Method
Different from other researches, the proposed method focuses on the impact of the switching procedure on the output power. Instead of simulating the complex switching procedure in detail, a compensating module is used to improve the simulation results. The proposed method is simple and effective. Based on Equation (22), dEQ is the duty cycle based on tEQ and can be calculated as:
where tsw is the switching period, and dPWM is the duty cycle of the input PWM. The compensator is added between the Linearization module and PWM generating module ( Figure 13 ). The linearization module [24] [25] [26] is used to generate the duty cycle dPWM for controlling the switches. The duty cycle dPWM is compensated by the duty cycle compensator. In order to test the compensation effect, the 400 kHz off-grid DC experiment is carried out on the improved simulation model. The simulation results are shown in Figure 14 . Apparently, the compensator module is able to simulate the prototype output current correctly. The deviation of the output current between the simulation and experiment is minimized successfully.
Because of the deviation, the characteristic of compensator at low duty cycle have to be adjusted. Based on the improved simulation model, the characteristic of the inverter is re-analyzed. The 
Different from other researches, the proposed method focuses on the impact of the switching procedure on the output power. Instead of simulating the complex switching procedure in detail, a compensating module is used to improve the simulation results. The proposed method is simple and effective. Based on Equation (22), d EQ is the duty cycle based on t EQ and can be calculated as: (23) where t sw is the switching period, and d PWM is the duty cycle of the input PWM. The compensator is added between the Linearization module and PWM generating module ( Figure 13 ). switching frequency is at 50 kHz as Figure 12a shows. Because the proportion of the deviation in low frequency is very small, which can be ignored in traditional analysis. However, when the switching frequency is at 400 kHz as Figure 12b shows, there are significant differences between the simulation results and the experiment results. When the test duty cycle is under 45%, the experiment output current is apparently larger than the simulation results at the same duty cycle. This phenomenon can be explained as the control PWM signal in the prototype is extended by the delays which we talked above. The phenomenon is more obvious at low duty cycle which is consistent with previous analysis.
Because of the deviation, the characteristic of compensator at low duty cycle have to be adjusted. Based on the improved simulation model, the characteristic of the inverter is re-analyzed. The The linearization module [24] [25] [26] is used to generate the duty cycle d PWM for controlling the switches. The duty cycle d PWM is compensated by the duty cycle compensator. In order to test the compensation effect, the 400 kHz off-grid DC experiment is carried out on the improved simulation model. The simulation results are shown in Figure 14 . Apparently, the compensator module is able to simulate the prototype output current correctly. The deviation of the output current between the simulation and experiment is minimized successfully.
Because of the deviation, the characteristic of compensator at low duty cycle have to be adjusted. Based on the improved simulation model, the characteristic of the inverter is re-analyzed. The compensator is redesign accordingly. The oscillation during zero-crossing is restrained by the new compensator in the simulation. The compensation effect is proven by the further experiment. The output waveforms of the experiments are shown in the later section. 
Experiment Results
A 1-kW prototype is built in the laboratory (Figure 15 ). The parameters of the components are shown in Table 2 . The control platform is TMS320F28377D from Texas Instruments. It is a high performance dual-core MCU running at 200 MHz. Figure 16a shows the measured waveforms at 100 W and Figure 16b is the corresponding simulation waveforms. The output current ig can track the grid voltage very well when the power output is low. The power factor is 0.99 and THD is 4.8%. The bus voltage is stabilized at 400 V and the ripple is within ±4 V. 
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(a) (b) Figure 16 . Experimental waveforms of the inverter at low power: (a) experiment waveform; and (b) simulation waveform. Figure 17a shows the waveform at 1 kW and Figure 17b is the corresponding simulation waveforms. The RMS value of ig is 4.5 A. Along with the increase of the output power, the waveform of the ig rises significantly. The power factor is 0.99 and THD is down to 1.8%. The efficiency of the inverter is 96.1% at this moment. Figure 18a shows the waveforms of the switch voltage and grid current at rated power of 1 kW. Figure 18b is the partial enlarged waveform of Figure 18a . ig is the grid current. vDS is the drain-tosource voltage of the switch S1. vGS is the drive signal of S1. As the waveform shows, when ig is above zero, S1 is switched at high frequency of 400 kHz. The voltage stress of S1 is 400 V; when ig is below zero, S1 is closed.
The relationships between efficiency, THD versus the output power are shown in Figure 19a ,b, respectively. The THD decreases from 4.8% to 1.8% when the output power grows from 100 W to 1000 W, while the efficiency increases from 85.2% to 96.1%. Finally, the efficiency reaches the maximum efficiency of 96.1% at rated power. Thus, in small renewable energy application, the proposed inverter achieves an excellent performance, including relatively high conversion efficiency, high power factor and low THD. The zero-crossing oscillation which happens in pervious compensator design is efficiently restrained. The simulation waveforms in Figure 16b match the experiment results well.
The relationships between efficiency, THD versus the output power are shown in Figure 19a ,b, respectively. The THD decreases from 4.8% to 1.8% when the output power grows from 100 W to 1000 W, while the efficiency increases from 85.2% to 96.1%. Finally, the efficiency reaches the maximum efficiency of 96.1% at rated power. Thus, in small renewable energy application, the proposed inverter achieves an excellent performance, including relatively high conversion efficiency, high power factor and low THD. Figure 18b is the partial enlarged waveform of Figure 18a . i g is the grid current. v DS is the drain-to-source voltage of the switch S 1 . v GS is the drive signal of S 1 . As the waveform shows, when i g is above zero, S 1 is switched at high frequency of 400 kHz. The voltage stress of S 1 is 400 V; when i g is below zero, S 1 is closed.
The relationships between efficiency, THD versus the output power are shown in Figure 19a ,b, respectively. The THD decreases from 4.8% to 1.8% when the output power grows from 100 W to 1000 W, while the efficiency increases from 85.2% to 96.1%. Finally, the efficiency reaches the maximum efficiency of 96.1% at rated power. Thus, in small renewable energy application, the proposed inverter achieves an excellent performance, including relatively high conversion efficiency, high power factor and low THD. 
Comparison Experiments of Power Loss
The comparative experiments are set up in order to verify the loss analyses in Section 3. The power devices of Prototype 1 are all SiC power devices. The free-wheeling diodes D1 and D2 are replaced by normal Si diodes on Prototype 2. All the power devices are replaced by normal Si devices on Prototype 3. The power devices used in each Prototype are shown in Table 3 . Table 3 . Power Devices of the Prototype.
Prototype
D1, D2 S1-S4 1 CVFD20065A C2M0280120D 2 BYV29-600 C2M0280120D 3 BYV29-600 IPW60R040C7
The efficiency curves of the comparison experiments are shown in Figure 20 . Prototype 1, which uses power devices that are full SiC components, reaches the rated power at 1 kW. When the temperature of the components is stable, the efficiency of Prototype 1 is 96.1%. Prototype 2, in which the diodes are replaced with Si diodes, reaches the rated power of 1 kW. However, the Si diodes break down within one minute. The efficiency of Prototype 2 at 1 kW is 91.83%. The voltage vdiode and current idiode waveforms of the free-wheeling diode D1 at 150 W in Prototype 1 and 2 are compared in Figure 21 . Prototype 3 has the highest efficiency when the output power is low because the Si power devices used in the experiment have a lower conduction loss than the SiC. When the output power rises, Prototype 3 reaches the highest efficiency of 88.9% at 500 W. Then, the efficiency of Prototype 3 starts to decrease and the Si switches break down at 600 W. The efficiency of Prototype 3 at 1 kW cannot be measured. The experiment proves that the Si power devices are not suitable for high switching frequency application. 
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The efficiency curves of the comparison experiments are shown in Figure 20 . Prototype 1, which uses power devices that are full SiC components, reaches the rated power at 1 kW. When the temperature of the components is stable, the efficiency of Prototype 1 is 96.1%. Prototype 2, in which the diodes are replaced with Si diodes, reaches the rated power of 1 kW. However, the Si diodes break down within one minute. The efficiency of Prototype 2 at 1 kW is 91.83%. The voltage v diode and current i diode waveforms of the free-wheeling diode D 1 at 150 W in Prototype 1 and 2 are compared in Figure 21 . Prototype 3 has the highest efficiency when the output power is low because the Si power devices used in the experiment have a lower conduction loss than the SiC. When the output power rises, Prototype 3 reaches the highest efficiency of 88.9% at 500 W. Then, the efficiency of Prototype 3 As Figure 21b shows, during the turn-on and turn-off procedure, the voltage and current of the Si diode in Prototype 2 have a large overlap area and big reverse recovery current, which means the switching losses of the diodes are very large. Comparing with the Si diode (Figure 21a ), the SiC diode has a faster switching speed, which contributes to a low switching loss. Remarkably, the reverse recovery current of the SiC diode is not zero in the measured high frequency waveforms, but the reverse recovery loss is significantly smaller than Si diode due to the extremely short reverse recovery time.
The comparisons of experiment and calculation efficiencies are shown in Table 4 . For prototype 1, the calculation efficiency at 1 kW is 97.32% and the corresponding experiment efficiency is 96.1%. The deviation between experiment and calculation is 1.02% which may be caused by the unmeasured losses such as the losses on the relay, fuse and so on. The calculation efficiency of Prototype 2 is 93.57% and the experiment efficiency at 1 kW is 91.83%. The deviation of Prototype 2 is 1.74%. Because the efficiency experiment of Prototype 2 does not reach a temperature stable state before the Si diodes breaks down, the unstable state of the main circuit may cause extra loss in Prototype 2. Prototype 3 cannot reach the rated power and breaks down at 600 W during the experiment; its efficiency is 88.9% at 500 W. Finally, the deviation between experiment and calculation efficiency is within acceptable range, which proves that the proposed loss calculation methodology is valid. As Figure 21b shows, during the turn-on and turn-off procedure, the voltage and current of the Si diode in Prototype 2 have a large overlap area and big reverse recovery current, which means the switching losses of the diodes are very large. Comparing with the Si diode (Figure 21a ), the SiC diode has a faster switching speed, which contributes to a low switching loss. Remarkably, the reverse recovery current of the SiC diode is not zero in the measured high frequency waveforms, but the reverse recovery loss is significantly smaller than Si diode due to the extremely short reverse recovery time.
The comparisons of experiment and calculation efficiencies are shown in Table 4 . For prototype 1, the calculation efficiency at 1 kW is 97.32% and the corresponding experiment efficiency is 96.1%. The deviation between experiment and calculation is 1.02% which may be caused by the unmeasured losses such as the losses on the relay, fuse and so on. The calculation efficiency of Prototype 2 is 93.57% and the experiment efficiency at 1 kW is 91.83%. The deviation of Prototype 2 is 1.74%. Because the efficiency experiment of Prototype 2 does not reach a temperature stable state before the Si diodes breaks down, the unstable state of the main circuit may cause extra loss in Prototype 2. Prototype 3 cannot reach the rated power and breaks down at 600 W during the experiment; its efficiency is 88.9% at 500 W. Finally, the deviation between experiment and calculation efficiency is within acceptable range, which proves that the proposed loss calculation methodology is valid. 
Conclusions
A 400 kHz dual-buck full-bridge inverter is proposed for small power renewable energy gird-connected generation. A current voltage dual-loop control strategy is employed, including a 3P3Z compensator in the inner current loop and a 2P2Z compensator in the outer voltage loop. Consequently, the inverter can deliver grid-tie power and regulate the DC bus voltage simultaneously. A systematic method for calculating the losses of high frequency inverter is presented. The influences of high frequency switching on loss analysis are discussed in detail. The loss distribution of the proposed inverter is obtained through the presented method. The simulation error, which is cause by the deviation between PWM control signal and switching response, is thoroughly analyzed. An improved simulation method is proposed in order to minimize the deviation which is caused by the delays of the switch in high frequency switching procedure. The loss analysis and simulation method are both validated by corresponding experiments. Finally, the power experiment of the inverter is finished at rated power of 1 kW, with the power factor above 0.99 and THD of 1.8%. The adoption of SiC power devices contributes to the highest efficiency of 96.1% at rated power. The experiment results prove that the proposed loss calculation method and improved simulation method is effective and suitable for high frequency inverter.
